<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>CACR Research Publications &#187; flashblands</title>
	<atom:link href="http://www.cacr.caltech.edu/pubs/?feed=rss2&#038;tag=flashblands" rel="self" type="application/rss+xml" />
	<link>http://www.cacr.caltech.edu/pubs</link>
	<description></description>
	<lastBuildDate>Mon, 04 Mar 2013 19:57:16 +0000</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.4</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<item>
		<title>FlashBlades: System Architecture and Applications</title>
		<link>http://www.cacr.caltech.edu/pubs/?p=541</link>
		<comments>http://www.cacr.caltech.edu/pubs/?p=541#comments</comments>
		<pubDate>Wed, 13 Jun 2012 17:37:17 +0000</pubDate>
		<dc:creator>cacrweb</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[flashblands]]></category>
		<category><![CDATA[stalzer]]></category>
		<category><![CDATA[system architecture]]></category>

		<guid isPermaLink="false">http://www.cacr.caltech.edu/pubs/?p=541</guid>
		<description><![CDATA[talk given at Architectures and Systems for Big Data (ASBD) 2012, Portland, Oregon.
Mark Stalzer
Presented is a speculative server blade architecture called a FlashBlade that combines 100x I/O performance in both latency and bandwidth with balanced computing. The blade consists of a standard multi-core CPU with attached DRAM. It uses a fast interconnect, such as Intel&#8217;s [...]]]></description>
			<content:encoded><![CDATA[<p>talk given at Architectures and Systems for Big Data (ASBD) 2012, Portland, Oregon.<br />
<strong>Mark Stalzer</strong></p>
<p>Presented is a speculative server blade architecture called a FlashBlade that combines 100x I/O performance in both latency and bandwidth with balanced computing. The blade consists of a standard multi-core CPU with attached DRAM. It uses a fast interconnect, such as Intel&#8217;s QuickPath, to communicate with a FPGA router called the X1. This router handles traffic to the &#8220;C1 complexes&#8221; and off-blade. Each C1 complex is a System on a Chip with Package on Package DRAM, connected to local flash memory. There are numerous complexes, giving tremendous I/O performance and computational balance. A large design space of parameters such as flash size, number of complexes, and link bandwidth between each C1 and the X1 is available for power and performance optimization. A single blade server constructed from these blades, just 12.25 inches high and drawing about 10 KW, could support a few hundred thousand basic web searches a second on 1 billion pages. It could also provide triple store performance 100x greater than achievable now for datasets of 6 TB and scales to petabyte datasets although at somewhat reduced performance; with numerous applications to defense, commerce, and science.</p>
<p>(<a href="http://www.cacr.caltech.edu/pubs/wp-content/uploads/2012/06/ASBD-2012-Stalzer-r5.pdf">PDF</a>)</p>
]]></content:encoded>
			<wfw:commentRss>http://www.cacr.caltech.edu/pubs/?feed=rss2&amp;p=541</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>