<?xml version="1.0" encoding="UTF-8"?>
<rss version="2.0"
	xmlns:content="http://purl.org/rss/1.0/modules/content/"
	xmlns:wfw="http://wellformedweb.org/CommentAPI/"
	xmlns:dc="http://purl.org/dc/elements/1.1/"
	xmlns:atom="http://www.w3.org/2005/Atom"
	xmlns:sy="http://purl.org/rss/1.0/modules/syndication/"
	xmlns:slash="http://purl.org/rss/1.0/modules/slash/"
	>

<channel>
	<title>CACR Research Publications &#187; parallel processing</title>
	<atom:link href="http://www.cacr.caltech.edu/pubs/?feed=rss2&#038;tag=parallel-processing" rel="self" type="application/rss+xml" />
	<link>http://www.cacr.caltech.edu/pubs</link>
	<description></description>
	<lastBuildDate>Mon, 04 Mar 2013 19:57:16 +0000</lastBuildDate>
	<generator>http://wordpress.org/?v=2.8.4</generator>
	<language>en</language>
	<sy:updatePeriod>hourly</sy:updatePeriod>
	<sy:updateFrequency>1</sy:updateFrequency>
			<item>
		<title>Reusable and Extensible High Level Data Distributions</title>
		<link>http://www.cacr.caltech.edu/pubs/?p=174</link>
		<comments>http://www.cacr.caltech.edu/pubs/?p=174#comments</comments>
		<pubDate>Fri, 20 May 2005 17:27:43 +0000</pubDate>
		<dc:creator>cacrweb</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[high-performance computing]]></category>
		<category><![CDATA[parallel processing]]></category>

		<guid isPermaLink="false">http://www.cacr.caltech.edu/pubs/?p=174</guid>
		<description><![CDATA[In: Workshop on Patterns in High Performance Computing, 4-6 May, 2005, University of Illinois at Urbana-Champaign. 
Roxana E. Diaconescu, Bradford Chamberlain and Hans P. Zima (2005)
(PDF)
]]></description>
			<content:encoded><![CDATA[<p><span class="citation">In: <span class="field_event_title">Workshop on Patterns in High Performance Computing</span>, <span class="field_event_dates">4-6 May, 2005</span>, <span class="field_event_location">University of Illinois at Urbana-Champaign</span>. </span></p>
<p><span class="citation"><span class="field_creators"><strong><span class="person_name">Roxana E. Diaconescu</span></strong>, <span class="person_name">Bradford Chamberlain</span> and <span class="person_name">Hans P. Zima</span></span> (<span class="field_date_effective">2005</span>)</span></p>
<p>(<a href="http://cacr.library.caltech.edu/107/">PDF</a>)</p>
]]></content:encoded>
			<wfw:commentRss>http://www.cacr.caltech.edu/pubs/?feed=rss2&amp;p=174</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
		<item>
		<title>Macroservers: An Execution Model for DRAM Processor-In-Memory Arrays</title>
		<link>http://www.cacr.caltech.edu/pubs/?p=270</link>
		<comments>http://www.cacr.caltech.edu/pubs/?p=270#comments</comments>
		<pubDate>Mon, 06 Mar 2000 22:59:35 +0000</pubDate>
		<dc:creator>cacrweb</dc:creator>
				<category><![CDATA[Uncategorized]]></category>
		<category><![CDATA[architecture]]></category>
		<category><![CDATA[parallel processing]]></category>
		<category><![CDATA[PIM]]></category>

		<guid isPermaLink="false">http://www.cacr.caltech.edu/pubs/?p=270</guid>
		<description><![CDATA[Technical Report. California Institute of Technology.  [CaltechCACR:CACR-2000-182] 
Hans P. Zima and Thomas L. Sterling 
(PDF)

]]></description>
			<content:encoded><![CDATA[<p><span class="citation"><span class="field_monograph_type">Technical Report</span>. <span class="field_publisher">California Institute of Technology</span>.  [<span class="field_id_number">CaltechCACR:CACR-2000-182</span>] </span></p>
<p><span class="citation"><span class="field_creators"><span class="person_name">Hans P. Zima</span> and <strong><span class="person_name">Thomas L. Sterling</span></strong></span> </span></p>
<p><span class="citation">(<a href="http://cacr.library.caltech.edu/22/">PDF</a>)<br />
</span></p>
]]></content:encoded>
			<wfw:commentRss>http://www.cacr.caltech.edu/pubs/?feed=rss2&amp;p=270</wfw:commentRss>
		<slash:comments>0</slash:comments>
		</item>
	</channel>
</rss>